External Interrupts in the x86 system. Part 3. Interrupt routing setup in a chipset, with the example of coreboot / Habr
ARM Security Technology Building a Secure System using TrustZone Technology
Interrupt sharing on PCI-devices
PCI Interrupt Routing (Navigating the Maze)
OSDev.org • View topic - MP table irq routing
IRQ Steering - Practically Networked
Aal izz well, keep going!: Eason老大開示：IRQ routing 疑問
AMIBIOS8 ROM Utilities: User Guide | PCI IRQ Routing Tab
ACPI: Using IOAPIC for interrupt routing - ZDNet Japan
Lan layout guidelines, Figure 63. example pci irq routing | Intel CHIPSET 820E User Manual | Page 102 / 239 | Original mode
honey X´s Bios page
Interrupt Controllers (Stuff in the Middle)
MityDSP-PRO Interrupt Routing - MityDSP (TI TMS320C6xxx Based Products) - Critical Link Support
PCI104: a Case Study
Programmable Interrupt Controllers: A New Architecture - Architectures and Processors blog - Arm Community blogs - Arm Community
External Interrupts in the x86 system. Part 1. Interrupt controller evolution - tycoon3 - 博客园
Core Tile for ARM11 MPCore User Guide
External Interrupts in the x86 system. Part 3. Interrupt routing setup in a chipset, with the example of coreboot / Habr
EFI BIOS Concept: IRQ Resource Assign
![PCI] Architecture/Routing. 名詞解釋| by 路| Medium](https://miro.medium.com/max/525/1*b-CMmH2Mrdf1Me3c9lujmA.png "PCI] Architecture/Routing. 名詞解釋| by 路| Medium")
PCI] Architecture/Routing. 名詞解釋| by 路| Medium
Creating Valid IRQ Tables - coreboot
The Linux Kernel: Chapter 7. Interrupts and Interrupt Handling
5. Interrupt Management Framework — Trusted Firmware-A documentation
PCI IRQ Routing - 台部落
